Upgraded my 64 Byte RAM memory - it now has 14 tick read, 5 tick write. They delays are equal for all individual cells, meaning the memory is fully synchronised. I'm using
COMPLETE BLOG ON VHDL: MODEL OF A 256 BYTE RAM
Virtual Memory With 256 Bytes of RAM - Interactive Demo
Design a CPU (1 Byte Memory Cell) - YouTube
Example of RAM memory from Scott's CPU How computers work PART 3 - YouTube
Last 16 Bytes of RAM represented as ASCII code. | Download Scientific Diagram